



# **2014 Electronic and Electrical Fundamentals**

## **Intermediate 2**

### **Finalised Marking Instructions**

© Scottish Qualifications Authority 2014

The information in this publication may be reproduced to support SQA qualifications only on a non-commercial basis. If it is to be used for any other purposes written permission must be obtained from SQA's NQ Assessment team.

Where the publication includes materials from sources other than SQA (secondary copyright), this material should only be reproduced for the purposes of examination or assessment. If it needs to be reproduced for any other purpose it is the centre's responsibility to obtain the necessary copyright clearance. SQA's NQ Assessment team may be able to direct you to the secondary sources.

These Marking Instructions have been prepared by Examination Teams for use by SQA Appointed Markers when marking External Course Assessments. This publication must not be reproduced for commercial or trade purposes.

## **Part One: General Marking Principles for: Electronic and Electrical Fundamentals Intermediate 2**

This information is provided to help you understand the general principles you must apply when marking candidate responses to questions in this Paper. These principles must be read in conjunction with the specific Marking Instructions for each question.

- (a)** Marks for each candidate response must always be assigned in line with these general marking principles and the specific Marking Instructions for the relevant question. If a specific candidate response does not seem to be covered by either the principles or detailed Marking Instructions, and you are uncertain how to assess it, you must seek guidance from your Team Leader/Principal Assessor.
- (b)** Marking should always be positive ie, marks should be awarded for what is correct and not deducted for errors or omissions.

### **GENERAL MARKING ADVICE: Electronic and Electrical Fundamentals Intermediate 2**


The marking schemes are written to assist in determining the “minimal acceptable answer” rather than listing every possible correct and incorrect answer. The following notes are offered to support Markers in making judgements on candidates’ evidence, and apply to marking both end of unit assessments and course assessments.

Part Two: Marking Instructions for each Question

Section A

Question			Expected Answer(s)	Max Mark	Additional Guidance
1.	(a)		$253_{10}$	2	
1.	(b)		$170_{10}$	2	
1.	(c)		$11000111_2$	2	
				(6)	
2.			By KVL the voltage drop $V_{CD} = 40 - 25 - 5 = \underline{10V}$	1	
			By Ohms Law the supply current $= V_{CD}/R_{CD} = 10/10 = 1A$	3	
			Therefore $V_{BD} = 1 * R_{BD} = 1 * 30 = \underline{30V}$		
				(4)	
3.	(a)		$F = BLI$ therefore $B = F / LI$	1	
			$F = 25N; \quad I = 3A; \quad L = 750mm = 0.75m$		
			$B = 25/(0.75 * 3) = \underline{11.11T}$	2	
3.	(b)		The force <b>will increase</b> by the <b>same ratio ie *3</b> <b>therefore new force 75N</b>	2	
				(5)	
4.	(a)		$V_{rms} = V_{max} * 0.707 =$ therefore $V_{max} = V_{rms} / 0.707 = \underline{141.4V}$	2	
4.	(b)	(i)	$e = E_{max} \sin\theta$ therefore $e$ at $135^\circ$ $= 141.4 \sin 135^\circ = 100V$	2	
4.	(b)	(ii)	$e = E_{max} \sin\theta$ therefore $e$ at $280^\circ$ $= 141.4 \sin 280^\circ = -139.3V$	2	
				(6)	

Question		Expected Answer(s)	Max Mark	Additional Guidance
5.	(a)	Non inverting amplifier	1	
5.	(b)	Gain = $1 + (R_2 / R_1) = 1 + 220 / 18 = \underline{13.22}$	2	
5.	(c)	$V_{OUT} = V_{IN} \times \text{Gain} = 45\text{mV} \times 13.22 = \underline{595\text{mV}}$	2	
5.	(d)	Offset Null (or gain)	1	
			(6)	
6.	(a)	Thyristor, Power control; latching	2	
6.	(b)	Diac; triggering Triac light dimmer, motor control	2	
			(4)	
7.	(a)	Half wave rectifier	1	
7.	(b)		4	
7.	(c)	$V_{RL} = V_S - (0.6 \times 1) = 20 - 0.6 = 19.4\text{V}$ <i>NB. 0.7V for the diode is acceptable</i> $I_{RL} = V_{RL} / 10 = 19.4 / 10 = \underline{1.94\text{A}}$	3	
			(8)	

Question		Expected Answer(s)	Max Mark	Additional Guidance
8.	(a)	NOR gate	2	
8.	(b)	Nand Gate	2	
			(4)	
9.	(a)	$G = C.P.\bar{S} + \bar{C}.P$ Can be expressed in other ways.	3	
9.	(b)	 <p>Other answers or gates will be acceptable.</p>	3	
9.	(c)	Diode or Thyristor or Rectifier	1	
			(7)	

**Section B**

Question			Expected Answer(s)	Max Mark	Additional Guidance
10.	(a)		$I_1 = 1A$ $I_2 = 10A$ $I_3 = 5A$ $I_4 = 5A$	7	
10.	(b)	(i)	Point A = 6V	1	
		(ii)	Point B = 4.5V	2	
		(iii)	Point C = 2.5V	2	
10.	(c)	(i)	$R_T = 10 + 30//20 + 18$ $= 10 + 12 + 18 = 40 \Omega$	3	
10.	(c)	(ii)	$I_S = 10/40 = 0.25A$	1	
10.	(c)	(iii)	$I_{20} = (30 \times 0.1)/20 = 0.15A$	2	
10.	(c)	(iv)	$P = VI = 10 \times 0.25 = 2.5W$	1	
10.	(c)	(v)	Energy = $P \times T = 2.5 \times 90 \times 60 = 13.5kJ$	2	
10.	(c)	(vi)	10Ω is S/C and 20Ω is O/C	4	
				<b>(25)</b>	

Question			Expected Answer(s)	Max Mark	Additional Guidance
11.	(a)	(i)	$0101_2 + 0111_2 = 1100_2$	2	
		(ii)	$0110_2 + 0011_2 = 1001_2$	2	
11.	(b)	(i)	$F = A.\bar{B}.C + \bar{A}.B + A.\bar{B}.\bar{C}$	4	
11.	(b)	(ii)	$F = (A+B).\overline{(B+C)}.(A+\bar{B}+C)$ 	4	

Question			Expected Answer(s)	Max Mark	Additional Guidance																																																																																										
11.	(c)	(i)	$F = \overline{(A.\overline{B} + B.\overline{C})} + \overline{(A.B.C)}$	3																																																																																											
11.	(c)	(ii)	see below.	4																																																																																											
11.	(c)	(iii)	AND gate	1																																																																																											
11.	(c)	(iv)	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="3">INPUTS</th> <th colspan="5">GATE OUTPUT</th> <th>(iv)</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> <th><math>A.\overline{B}</math> 1</th> <th><math>B.\overline{C}</math> 2</th> <th>1+2 3</th> <th><math>\overline{A.B.C}</math> 4</th> <th><math>\overline{3+4}</math> F</th> <th>Fault condition</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr> </tbody> </table>	INPUTS			GATE OUTPUT					(iv)	A	B	C	$A.\overline{B}$ 1	$B.\overline{C}$ 2	1+2 3	$\overline{A.B.C}$ 4	$\overline{3+4}$ F	Fault condition	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0	1	1	1	0	0	0	1	1	0	0	0	1	0	0	1	0	0	1	0	1	1	0	0	1	0	1	1	0	1	1	0	0	1	1	0	0	1	1	1	0	1	1	1	1	0	0	0	0	1	1	5	
INPUTS			GATE OUTPUT					(iv)																																																																																							
A	B	C	$A.\overline{B}$ 1	$B.\overline{C}$ 2	1+2 3	$\overline{A.B.C}$ 4	$\overline{3+4}$ F	Fault condition																																																																																							
0	0	0	0	0	0	1	0	0																																																																																							
0	0	1	0	0	0	1	0	0																																																																																							
0	1	0	0	1	1	1	0	0																																																																																							
0	1	1	0	0	0	1	0	0																																																																																							
1	0	0	1	0	1	1	0	0																																																																																							
1	0	1	1	0	1	1	0	0																																																																																							
1	1	0	0	1	1	1	0	1																																																																																							
1	1	1	0	0	0	0	1	1																																																																																							
				(25)																																																																																											



Question			Expected Answer(s)	Max Mark	Additional Guidance
12.	(a)	(i)	Inverting amplifier	1	
12.	(a)	(ii)	$\text{Gain} = \frac{10\text{k}\Omega}{2\text{k}\Omega} = 5$ $V_{\text{OUT}} \text{ pk-pk} = 5 \times 1 = 5\text{V pk-pk}$	3	
12.	(a)	(iii)	$V_{\text{OUT}} \text{ rms} = 0.707V_{\text{pk}} = 0.707\text{V} \times 2.5 = 1.77\text{V}$	2	
12.	(a)	(iv)		3	
12.	(b)	(i)	Full-wave Rectification.	1	
12.	(b)	(ii)	D1 and D3.	2	
12.	(b)	(iii)	As the capacitor is charged it maintains a higher voltage across $R_L$ when the input voltage is falling thereby allowing a 'smoother' output voltage.	3	
12.	(b)	(iv)		3	

Question			Expected Answer(s)	Max Mark	Additional Guidance
12.	(c)	(i)	Common Source FET amplifier (1 mark for amplifier alone)	2	
12.	(c)	(ii)	1 – Gate, 2 – Drain 3 – Source	3	
12.	(c)	(iii)	Gain = $16/0.5 = 32$	2	
				<b>(25)</b>	

[END OF MARKING INSTRUCTIONS]